

COMBINATIONAL LOGIC




Fig. 4-1 Block Diagram of Combinational Circuit

- Output Changes Based on Input Changes
- Output can Change at Any Time
- Other Type is Sequential – We will study These Later

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Two Types of Problems

- Analysis
 - Given a Circuit Describe Behavior
- Design
 - Given Behavior Determine a Circuit
- Both are Really Synthesis Problems
 - Analysis Usually Means Synthesizing from Low-level to Higher-level Model
 - Design Usually Means Transforming High-level Description (like specification) into Low-level Model (like netlist or schematic diagram)

COMB. LOGIC ANALYSIS




Fig. 4-2 Logic Diagram for Analysis Example

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

ANALYSIS TECHNIQUE

- Label Intermediate Nets
- Work Back to Inputs
- Use Substitution to Generate Equations
- Equations Evaluated Manually or By HDL
- Could Also Build HDL Netlist and Simulate

$$F_2 = AB + AC + BC$$

$$T_1 = A + B + C$$

$$T_2 = ABC$$

$$T_3 = \bar{F}_2 T_1$$

$$F_1 = T_3 + T_2$$

ANALYSIS TECHNIQUE (cont)

$$\begin{aligned}
 F_1 = T_3 + T_2 &= \bar{F}_2 T_1 + ABC = \overline{(\bar{A}B + AC + BC)}(A + B + C) + ABC \\
 &= (\bar{A} + \bar{B})(\bar{A} + \bar{C})(\bar{B} + \bar{C})(A + B + C) + ABC \\
 &= (\bar{A} + \bar{B}\bar{C})(\bar{A}\bar{B} + \bar{A}\bar{C} + \bar{B}\bar{C} + \bar{B}\bar{C}) + ABC \\
 &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + ABC
 \end{aligned}$$

A	B	C	F ₂	F' ₂	T ₁	T ₂	T ₃	F ₁
0	0	0	0	1	0	0	0	0
0	0	1	0	1	1	0	1	1
0	1	0	0	1	1	0	1	1
0	1	1	1	0	1	0	0	0
1	0	0	0	1	1	0	1	1
1	0	1	1	0	1	0	0	0
1	1	0	1	0	1	0	0	0
1	1	1	1	0	1	1	0	1

DESIGN PROBLEM

- 1) From specifications of circuit, determine required number of inputs/outputs and assign a symbol to each.
- 2) Derive a truth table defining relationship between inputs and outputs.
- 3) Obtain simplified Boolean functions for each output as a function of input variables.
- 4) Draw the logic diagram and verify correctness of design.

CODE CONVERSION EXAMPLE

SPECIFICATION

Design a circuit that receives a single BCD digit as input and produces the corresponding excess-3 digit as output.

CODE CONVERSION EXAMPLE

SPECIFICATION

Design a circuit that receives a single BCD digit as input and produces the corresponding excess-3 digit as output.

TRUTH TABLE

<u>Input BCD</u>				<u>Output Excess-3 Code</u>			
A	B	C	D	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

CODE CONVERSION EXAMPLE




Fig. 4-3 Maps for BCD to Excess-3 Code Converter

CODE CONVERSION EXAMPLE

From the Maps we have:

$$z = \bar{D}$$

$$y = CD + \bar{C}\bar{D}$$

$$x = \bar{B}C + \bar{B}D + B\bar{C}\bar{D}$$

$$w = A + BC + BD$$

Using Algebra, Manipulate to find Common Gates:

$$z = \bar{D}$$


$$y = CD + \bar{C}\bar{D} = CD + \overline{(C + D)}$$

$$x = \bar{B}C + \bar{B}D + B\bar{C}\bar{D} = \bar{B}(C + D) + B\bar{C}\bar{D}$$

$$= \bar{B}(C + D) + B\overline{(C + D)}$$

$$w = A + BC + BD = A + B(C + D)$$

CODE CONVERSION EXAMPLE



© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Fig. 4-4 Logic Diagram for BCD to Excess-3 Code Converter

BINARY ADDER-SUBTRACTOR

- Half-Adder – Two Input Bits, Sum and Carry Output
- Full-Adder – Two inputs AND Carry-in with Sum and Carry Output
- Subtractor Circuits – Typically Implemented using Adders and a Complement Representation

x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = \bar{x}y + x\bar{y}$$

$$C = xy$$

HALF ADDER CIRCUITS




Fig. 4-5 Implementation of Half-Adder

© 2002 Prentice Hall, Inc.
 M. Morris Mano
DIGITAL DESIGN, 3e.

FULL ADDER

x	y	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

FULL ADDER




Fig. 4-6 Maps for Full Adder

© 2002 Prentice Hall, Inc.
 M. Morris Mano
DIGITAL DESIGN, 3e.

FULL ADDER CIRCUITS




Fig. 4-7 Implementation of Full Adder in Sum of Products

© 2002 Prentice Hall, Inc.
 M. Morris Mano
DIGITAL DESIGN, 3e.

FULL ADDER CIRCUIT




Fig. 4-8 Implementation of Full Adder with Two Half Adders and an OR Gate

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

RIPPLE-CARRY ADDER




Fig. 4-9 4-Bit Adder

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

PROPAGATE AND GENERATE SIGNALS

- Function of Two Data Inputs Only
- Propagate Means Carry-in is also Carry-out
- Generate Means Carry-out will be a Logic-1




Fig. 4-10 Full Adder with P and G Shown

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

CARRY LOOKAHEAD EQUATIONS

- Generate Carry-outs Using Data Inputs Only
- Avoids Ripple – Faster Circuit

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$

- Use Recursive Expression to Expand


$$C_0 = \text{input carry}$$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1(G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2(G_1 + P_1 G_0 + P_1 P_0 C_0)$$


CARRY LOOKAHEAD GENERATOR



© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Fig. 4-11 Logic Diagram of Carry Lookahead Generator

CARRY LOOKAHEAD ADDER



© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Fig. 4-12 4-Bit Adder with Carry Lookahead

SELECTABLE ADDER/SUBTRACTOR




Fig. 4-13 4-Bit Adder Subtractor


© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

DECIMAL (BCD) ADDER

Remember the "Add-6" Rule Discussed Earlier in Class

Binary Sum					BCD Sum					Decimal
K	Z ₈	Z ₄	Z ₂	Z ₁	C	S ₈	S ₄	S ₂	S ₁	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19

DECIMAL (BCD) ADDER




$$C = K + Z_8Z_4 + Z_8Z_2$$

© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Fig. 4-14 Block Diagram of a BCD Adder

BINARY MULTIPLIER


	B_1	B_0		
	A_1	A_0		
	A_0B_1	A_0B_0		
A_1B_1	A_1B_0	A_1B_0		
C_3	C_2	C_1	C_0	



© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Fig. 4-15 2-Bit by 2-Bit Binary Multiplier

BINARY MULTIPLIER



© 2002 Prentice Hall, Inc.
M. Morris Mano
DIGITAL DESIGN, 3e.

Fig. 4-16 4-Bit by 3-Bit Binary Multiplier